A fine-grained reconfigurable logic array based on double gate transistors

نویسنده

  • Paul Beckett
چکیده

A fine-grained reconfigurable architecture based on double gate technology is presented. The logic function operating on the first gate of a double gate (DG) transistor is reconfigured by altering the bias on its second gate. A compact reconfigurable cell is proposed that merges two stacked 3-state resonant tunneling devices and non-silicon transistors and “hides” the cost of reconfiguration by exploiting vertical integration. Each cell in the array can act as logic or interconnect, or both contrasting with current FPGA structures in which logic and interconnect are built and configured largely as separate items. Simulation results for a SOI DG-MOSFET implementation is presented and two alternative non-silicon device technologies, metal-insulator-metal and carbon nanotube transistors, are briefly explored. Of these, carbon nanotube devices appear to offer the highest current drive at the limit of scaling and will operate into the gigahertz range but then only within architectures that are locally connected.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Guest Editorial Special Section on Configurable Computing Design-II: Hardware Level Reconfiguration

T HE SECOND issue " Hardware Level Reconfiguration " of the Special Section on Configurable Computing Design deals with hardware level problems: how to build efficient gate arrays; security and fault tolerance issues on configurable hardware ; and implementing floating-point arithmetic and specific decoders on field-programmable gate arrays (FPGAs). The first two papers of this issue deal with ...

متن کامل

A Floating-Gate-Based Field-Programmable Array of Analog and Digital Devices

A hybrid, mixed-signal, reconfigurable system, based on the combination of a field-programmable analog array (FPAA) and FPGA is presented. The chip is a fine-grained interleaving of interchangeable analog and digital tiles, wherein a tile comprises either analog or digital computational elements and interconnect. The chip comprises the array core, high-speed I/O, and floating-gate programming i...

متن کامل

Circuit Morphing: Declarative Modeling of Reconfigurable Combinational Logic

Using a simple reconfigurable logic gate that combines an ITE gate and a 1-bit memory cell we devise a mechanism for synthesizing fine grained circuits that overlap multiple logic functions. A declarative model of the approach, including an exact synthesizer for small circuits, is provided as a literate Haskell program (code available at http://logic.csci.unt.edu/tarau/research/2009/fsyn.hs). P...

متن کامل

The Cameron Project: High-Level Programming of Image Processing Applications on Reconfigurable Computing Machines

Reconfigurable computing maps computation onto flexible and reprogrammable hardware. A typical reconfigurable computing (RC) system consists of a host processor (with a traditional architecture) and one or more reconfigurable coprocessors. Proposed hardware architectures for reconfigurable co-processors fall in two broad categories [4]: netlist computers with uniform arrays of fine grained logi...

متن کامل

FPGA Design with Double-Gate Carbon Nanotube Transistors

Double-gate carbon nanotube field effect transistors (DGCNTFETs) are novel devices showing an interesting property allowing to control the por n-type behavior during the device operation. This opens up the opportunity for novel design paradigms. Based on a compact physical model of these devices, we demonstrate the benefit of designing field-programmable gate arrays (FPGAs) using fine-grain DG-...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002